Implementation and Performance Analysis of different Multipliers
Keywords:
Array multiplier, Row Bypassing Multiplier, Column Bypassing Multiplier, Switching ActivityAbstract
Multipliers are very important and are used in various applications. This paper presents analysis of different
multipliers design such as array multiplier, row bypassing multiplier and column bypassing multiplier. The
multipliers are implemented using verilog HDL and the simulation is done in Modelsim simulator. The
multipliers are compared in terms of delay and area. It is observed that delay in column bypassing multiplier is
22.48% less than array multiplier and 21.25% less than row bypassing multiplier. It is also observed that the
column bypassing multiplier has less area than araay multiplier and row bypassing multiplier.
Downloads
References
Chirde, V. S., & Jadhav, U. (2015, September). Design of a multiplier with Adaptive Hold Logic (AHL) circuit
to reduce aging effects. In Computer, Communication and Control (IC4), 2015 International Conference on (pp.
-5). IEEE.
Devi, T. M., Renganayaki, M. G., & Tech, M. (2015). Design of Low Power Vedic Multiplier Using Adaptive
Hold Logic. International Journal of Emerging Technology in Copmuter Science and Electronics (IJETCSE),
-252.
Goyal, C., Kaur, G. P., (2012). Comparative analysis of low power 4-bit multipliers using 120 nm CMOS
technology. International journal of engineering research and applications (IJERA), 551-555.
Lin, C., Cho, Y. H., & Yang, Y. M. (2015). Aging-aware reliable multiplier design with adaptive hold
logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23(3), 544-556.
Nujum, R., Cheriyan, J. (2013) Low Power Variable Latency Multiplier with AH Logic. International Journal of
Science and Research (IJSR), 2319-7064.
Ramesh, A. P. (2011). Implementation of dadda and array multiplier architectures using TANNER
tool. International Journal of Computer Science and Engineering Technology (IJCSET), 2(3), 28-41
Sahu, P. K., Meena, N. (2013). Comparative Study of different multiplier architectures. International Journal of
Engineering and Technology, 4(10), 4293- 4297
